DSP Watch - Rijndael core 1.0

新闻分析热点文章 DSP产品精彩专题资料下载信息发布产品评测报告市场分析报告会员专区聚合

当前页面位置：DSP Watch > DSP下载 > 免费IP核 > Rijndael core 1.0

Rijndael core 1.0

类型：转载作者：最后更新：2005-9-5 23:07:03 推荐指数: 1812

This is a highly optimized Rijndael encryption core designed by Nicholas Weaver, (nweaver@cs.berkeley.edu). It can operate at ~1.3 Gbps for ECB or CTR mode encryption in a Spartan II-100-5 (115 MHz clock), requiring fewer than 800 clb-slices and 10 BlockRAMs. It can also perform ~250 Mbps for feedback mode encryption. It uses a 5 stage pipeline, so it encrypts up to 5 blocks simultaneously. It is fully key agile, and uses 128b keys.

Currently, the distribution is only a Xilinx Foundation 4.1 schematic-based project (an EDIF-exported netlist is planned but not available). It will need some modifications to suit a specific device.

http://www.cs.berkeley.edu/~nweaver/rijndael/

资料来源：Open Collector

本站声明: 本站所有的文章和下载资源均为个人开发者提供，如有企业用于商业用途，由此引发的法律纠纷本站及站长将不负任何责任。如有任何问题，请联系我们

相关文章

推荐文章

·	VHDL Soft Cores
·	The Free-IP Project
·	AVR Device Programmer
·	OpenCores
·	Altera FreeCore Library